AboutSpice spice simulation portal

Home - News - Database browser - Forum - Advertise with us - RSS - Contact us

To be notified for new posts, enter your email address:


Login

Account:

Password:

Forgotten your password?

Not yet registered?
Registered users can add personal reviews in order to broaden product opinions posted on this web site or contribute to our forum/mailing-list.

> Tell a friend

This site matches your expectations, send a note to a friend about it.


RSS
Follow aboutspice on Twitter

> Arana Behavioral Modeling Platform (Orora Design Technologies)

Home >> Software >> Device modeling tools

Other related items (full list)

Orora Unveils Automated Analog Behavioral Model Generation with 100x-1000x Speedup over SPICE for Complex Mixed-Signal Verification

Last browsed items

Solido Opens SPICE-based Variation Designer Platform for Additional Third-party Integration
PCSIM
Intusoft Releases (8.x.11 v. 3684) SPICE Simulation Tool Suite and DSP Designer
VNC
CELL-AN

Users' reviews

Your contribution

In order to post your reviews, to rank a review or to send comments to the mailing-list, you need to log in.
If you have not yet created your account, please register.
In case of error or omission, please send us your feedback.

Arana platform automates the process of behavioral model creation, generation, optimization, and validation for analog, custom digital, memory and mixed-signal integrated circuits. It features Arana Top-Down Designer, Arana Bottom-Up Designer, Arana Model Optimizer, and Arana Model Validator. Arana Top-Down Designer supports behavioral model creation from specification or from templates, as well as automated calibration of model parameters against the transistor response and/or measurement data. Arana Bottom-Up Designer allows a circuit designer to automatically generate silicon-faithful parametric behavioral models-ccounting for process, voltage, temperature, and loading variations-or functional verification. Both Arana Bottom-Up Designer and Top-Down Designer support hierarchical modeling and automated generation of formal analog assertions and model test benches. Arana Model Optimizer and Model Validator optimize and validate behavioral models against transistor level responses and characterization and/or measurement data.

Arana has been tested by leading semiconductor companies on over 40 pre-layout and post-layout production circuits including operational amplifiers, comparators, bias generators, switches, charge pumps, analog to digital converters, digital to analog converters, source drivers, phase locked loops, delay locked loops, dc-dc converters, low-voltage differential signaling (LVDS), and Serializer/Deserilizer (SerDes).

Arana generated models accelerate SPICE simulation by 100 to 1000 times for complex mixed-signal circuits. It enables mixed-signal full-chip design verification and functional sign off, architecture exploration, IP reuse, and test development.

Related discussions

Bookmark or publize

Home - News - Database browser - Forum - Advertise with us - RSS - Contact us

Copyright © 2001-2012 CIW. All rights reserved. For any comment, update or feedback, please use the contact us form. All registered and unregistered trademarks referenced herein are the property of their respective owners and no trademark rights to the same is claimed. Read our privacy statement.
The material on this web site is provided "as-is" without warranty of any kind, expressed or implied, including without limitation any warranty concerning the accuracy, adequacy, or completeness of the material or the results obtained using same. CIW will not be responsible for any claims attributed to errors, omissions, or other inaccuracies in the material presented on this web site. In no event shall CIW be liable for direct, indirect, special, incidental, or consequential damages of any nature in connection with, or arising out of, any use or application of the materials herein.
Partner links: Customized hosted photo e-commerce solutions