AboutSpice spice simulation portal

> Compact Model Council Members Elect HiSIM-RF Surface Potential SPICE Model for Standardization (Silvaco)

Home >> Documentation >> Press releases >> 2005

Other related items (full list)

Silvaco offers Free Open-Source Verilog-A device models
SmartSpice
Silvaco
PolarFab and Silvaco partner in Analog Design Kit Support

Last browsed items

The Extreme PSpice Workshop
Affordable Circuit Design software now features Mixed Analog/Digital Simulation
Silvaco releases 64-bit version of Spice - SmartSpice XL
The Advanced PSpice Workshop
Free Student Version of CircuitMaker© Software Released

Users' reviews

Your contribution

In order to post your reviews, to rank a review or to send comments to the mailing-list, you need to log in.
If you have not yet created your account, please register.
In case of error or omission, please send us your feedback.

Santa Clara CA - May 10, 2005 - Silvaco, a leading vendor of commercial circuit simulation and EDA software, today received the great news from the Compact Model Council (CMC) that the HiSIM-RF Surface Potential SPICE Model was elected by its members for standardization. The HiSIM-RF model was developed at Hiroshima University, a leading Japanese research institution in SPICE model development. Silvaco has always endorsed the HiSIM-RF model throughout its evolution and development.

“We congratulate the HiSIM-RF development team that won this competition among several very qualified candidates,” said Dr. Ivan Pesic, CEO of Silvaco. “I believe that the model’s accurate surface potential algorithms, high performance integrated derivatives, and Berkeley-style interface for ease of integration were some of the key features that CMC members were seeking in their next generation compact model.”

The current industry standard BSIM3 and BSIM4 models, while very successful over the past decade, are not able to accurately model the behaviors of technologies at 90nm and below. The CMC believes that a new standard MOSFET model is now needed, one that is inherently symmetric, continuous, and physically correct for charges and currents.

The CMC examined many qualified MOSFET model candidates and voted down to two finalists for standardization. The second finalist was the PSP model from Philips and Pennsylvania state University.

The Compact Model Council is a group of 27 voting companies that was formed in August 1996 for the purpose of promoting the international, nonexclusive standardization use and implementation of compact models. Compact models are mathematical descriptions (equations) of semiconductor devices used by analog circuit simulators. Integrated circuit designers and printed circuit board designers use circuit simulators to accurately predict the behavior of electronic devices before the devices are manufactured.

Silvaco Analog/Mixed-Signal/RF Circuit Simulators
As a leading commercial SPICE vendor, Silvaco sponsored the HiSIM-RF model. Silvaco successfully integrated the model into its SmartSpice Circuit Simulator, SmartSpice-RF Harmonic Balance-based Simulator, and Harmony-AMS Mixed-Signal Simulator for model evaluation according to CMC model selection guidelines. Silvaco’s UTMOST SPICE Modeling Software with a genetic optimization algorithm was used to extract the model parameters from CMC 90nm device data for member evaluation.

    Related discussions

      Bookmark or share