> Design and analysis of a low-power energy-recovery adder (N. Tzartzanis, W.C. Athas, Inf. Sci. Inst., Univ. of Southern California, Marina del Rey, CA, USA)
Home >> Documentation >> Articles >> Design tips
|
In this paper, an 8-bit energy-recovery adder design is evaluated through SPICE simulation for energy dissipation and delay time, and is compared against a supply-voltage-scaled adder. The experimental results indicate that the energy-recovery adder outperforms the supply-scaled version for a wide range of frequencies.
Related discussions
Bookmark or publize
