AboutSpice spice simulation portal

> Design and analysis of a low-power energy-recovery adder (N. Tzartzanis, W.C. Athas, Inf. Sci. Inst., Univ. of Southern California, Marina del Rey, CA, USA)

Home >> Documentation >> Articles >> Design tips

Last browsed items

Ansoft releases Automotive Model Library for Simplorer®
Mentor Graphics Introduces the Eldo Premier Simulator
Berkeley Design Automation and Accelicon Technologies Accelerate SPICE Model Generation and Characterization
Tanner EDA Releases HiPer Silicon™ v15.23
NI Multisim 13.0 Enhances Analog, Digital and Power Circuit Simulation for Education, Research, and Professional Design

Users' reviews

Your contribution

In order to post your reviews, to rank a review or to send comments to the mailing-list, you need to log in.
If you have not yet created your account, please register.
In case of error or omission, please send us your feedback.

In this paper, an 8-bit energy-recovery adder design is evaluated through SPICE simulation for energy dissipation and delay time, and is compared against a supply-voltage-scaled adder. The experimental results indicate that the energy-recovery adder outperforms the supply-scaled version for a wide range of frequencies.

Related discussions

    Bookmark or share