AboutSpice spice simulation portal

Home - News - Database browser - Forum - Advertise with us - - Contact us

To be notified for new posts, enter your email address:


Login

Account:

Password:

Forgotten your password?

Not yet registered?
Registered users can add personal reviews in order to broaden product opinions posted on this web site or contribute to our forum/mailing-list.

> Tell a friend

This site matches your expectations, send a note to a friend about it.

Web

www.aboutspice.com

> NanoSim (Synopsys)

Home >> Software >> Simulators >> Non-Spice simulators

Other related items (full list)

Star-Hspice
Synopsys announces NanoSim, a transistor-level solution for memory & mixed signal verification
Synopsys' HSpice advances circuit simulation performance and analysis
Virage Logic adopts Synopsys' HSPICE Simulator as Golden Simulator for 65-nm Library Sign-off

Last browsed items

Berkeley Design Automation Analog FastSPICE Selected by NEC Electronics

Users' reviews

Your contribution

In order to post your reviews, to rank a review or to send comments to the mailing-list, you need to log in.
If you have not yet created your account, please register.
In case of error or omission, please send us your feedback.

NanoSim™, an advanced circuit simulator for memory and mixed-signal verification, combines best-in-class simulation technologies from TimeMill® and PowerMill® to deliver an unparalleled combination of timing and power analysis and diagnostics in a single tool.

Offering a tight integration with Synopsys’ VCS™ Verilog Simulator, NanoSim is ideally suited to deliver high-speed, high-capacity verification of even the most complex A/D, large-memory System on a Chip (SoC) designs. NanoSim and VCS together address verification challenges at different levels of abstraction — RTL, gate and transistor level — and enable mixed-signal verification of complex SoCs. NanoSim further enables this flow by supporting Verilog-A, the industry-standard analog behavioral modeling language.

In addition, NanoSim’s revolutionary Hierarchical Array Reduction (HAR) technology delivers virtually unlimited capacity for memory verification.

Related discussions

Bookmark or publize

Home - News - Database browser - Forum - Advertise with us - - Contact us

Copyright © 2001-2010 CIW. All rights reserved. For any comment, update or feedback, please use the contact us form. All registered and unregistered trademarks referenced herein are the property of their respective owners and no trademark rights to the same is claimed. Read our privacy statement.
The material on this web site is provided "as-is" without warranty of any kind, expressed or implied, including without limitation any warranty concerning the accuracy, adequacy, or completeness of the material or the results obtained using same. CIW will not be responsible for any claims attributed to errors, omissions, or other inaccuracies in the material presented on this web site. In no event shall CIW be liable for direct, indirect, special, incidental, or consequential damages of any nature in connection with, or arising out of, any use or application of the materials herein.
Links: KoffeeWare - photo backup - Send photos - Send pictures - URL shortener